

For error correction :

If $i \neq j$, ($e_i \neq e_j$)

$$\begin{aligned}w_i &= v_1 \oplus e_i \\w_j &= v_2 \oplus e_j\end{aligned} \quad v_1, v_2 \in U \text{ (fault - free)}$$

Then $s_i = Hw_i \neq s_j = Hw_j$

$$\begin{aligned}s_i &= Hw_i = H(v_1 \oplus e_i) = Hv_1 \oplus He_i = 0 \oplus He_i = He_i \\s_j &= Hw_j = He_j\end{aligned}$$

Since $e_i = 0 \dots 0 \overset{i}{1} 0 \dots 0$


$$\begin{aligned}He_i &= h_i - i^{\text{th}} \text{ column in H} \\He_j &= h_j - j^{\text{th}} \text{ column in H}\end{aligned} \quad \Rightarrow \quad \begin{aligned}h_i &\neq h_j \\h_i &\neq 0\end{aligned}$$

Conclusion : To correct all single errors matrix H should contain *different nonzero columns*.

$$r = \lceil \log_2 (n + 1) \rceil$$


Error Detection / Correction by Hamming Codes.

$r = \lceil \log_2 (n+1) \rceil, \quad n = k + r$
 (v_1, \dots, v_n) - correct output
 (w_1, \dots, w_n) - distorted output



Correction of Single Errors in RAM by Hamming Codes.

(one bit in every cell may be distorted)



Syndrome : $s = (s_1, s_2, s_3)$

$$H = \begin{matrix} & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \begin{bmatrix} 0 & 1 & 1 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix} \end{matrix}$$

$s = (0, 0, 0) \Rightarrow$ no errors


If s is equal i th column $H \Rightarrow$ error in the bit i .

$$s_1 = w_2 \oplus w_3 \oplus w_4 \oplus w_5$$

$$s_2 = w_1 \oplus w_3 \oplus w_4 \oplus w_6$$


$$s_3 = w_1 \oplus w_2 \oplus w_4 \oplus w_7$$

Example : If $s = (1\ 0\ 1) \Rightarrow$ error in the bit 2





Data in



1 2 3 4 5 6 7




$$H = \begin{bmatrix} 0 & 1 & 1 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 & 0 & 0 & 1 \end{bmatrix}$$

$$v_5 = v_2 \oplus v_3 \oplus v_4$$

$$v_6 = v_1 \oplus v_3 \oplus v_4$$

$$v_7 = v_1 \oplus v_2 \oplus v_4$$

Address



Error

EXAMPLE

$K=4$, CORRECT $l=1 \Rightarrow$ ^{30.2} \Rightarrow ⁷⁹

$$r \geq \lceil \log_2 (k+r+1) \rceil \Rightarrow r=3$$

$$H = \begin{pmatrix} 0 & 0 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 \\ 1 & 0 & 0 & 1 & 1 & 0 & 1 \end{pmatrix}$$

CHECK MATRIX

$$v \in V \Leftrightarrow Hv=0$$

EQUATIONS FOR ENCODER

$$v_3 = v_5 \oplus v_6 \oplus v_7$$

$$v_2 = v_4 \oplus v_5 \oplus v_7$$

$$v_1 = v_4 \oplus v_5 \oplus v_7$$

v_4, v_5, v_6, v_7 are INFO BITS

v_1, v_2, v_3 are check BITS

EXAMPLE (CONT'D)EQUATIONS FOR SYNDROMECOMPUTATION

$$S_1 = W_3 \oplus W_5 \oplus W_6 \oplus W_7$$

$$S_2 = W_2 \oplus W_4 \oplus W_6 \oplus W_7$$

$$S_3 = W_1 \oplus W_4 \oplus W_5 \oplus W_7$$

$$(v_1, v_2, v_3, v_4, v_5, v_6, v_7) \xrightarrow{\text{error}}$$

$$\rightarrow (w_1, w_2, w_3, w_4, w_5, w_6, w_7)$$

EXAMPLE (CONT'D)

