

TESTING WITH INTERNAL

ACCESS

MASSIVE (TOTAL) OBSERVABILITY

MEASURING THE QUIESCENT
POWER SUPPLY CURRENT

(IDDQ TESTING)

VERY POPULAR FOR STATIC

~~CMOS~~ CMOS TECHNOLOGY.


MOST STUCK-AT AND BRIDGING

FAULTS RESULT IN A DRASTIC

INCREASE IN THE POWER SUPPLY

CURRENT.

- STATIC CURRENT DISSIPATING BLOCKS such as SENSE-AMPS, differential logic must be switched off during I_{ddq} testing.



design for I_{ddq} ability \Rightarrow
but should not have high
current states

FOR CURRENT (IDD) testing
we do not need an assumption
that BFs result in AND or
OR between lines which are
bridged. (For voltage testing
this assumption is ~~needed~~
required).

BFs are about 50% - 60% of
all faults

(Rajsuman, IDD TESTING FOR
CMOS VLSI, ARTECH HOUSE, 1995)
BUILT-IN CURRENT TESTING (BIC)

was presented in:

W. MALY, P. NIETH, "BUILT-IN CURRENT
TESTING." Proc. IEEE CAD CONF. 1988
pp340-343

FOR CMOS when not actually switching one transistor in a CMOS pair is off so the circuit draws only a leakage current of about 100 pA , so the total leakage current for even large IC is few μA . For faults this current is drastically grows.

Threshold: $(1 + 10) \mu\text{A}$

I_{max} can identify "walking wounded" chips, which still produce correct outputs but already requiring more current consumption.

In addition to leakage currents I_{DDQ} currents for a fault-free network contains a component which depends on input vectors (state dependent component)

• Estimation of I_{DDQ} for a fault-free network is difficult (NP-complete) problem.

• Most people use upper bounds for a fault free I_{DDQ}

- To compute these upper bounds one measure currents for test patterns.

This approach is applied when the fault-free device is partitioned into blocks.

Then the upper bound is the sum of currents for all blocks

- Problem: leakage currents are growing with the increasing size of a bus.

- IDDQ should be used in combination with voltage testing

- (77) - TRANSISTOR FAULTS



6 shorts for every transistor

(s, g) , (s, d) , (s, b)

(g, d) , (g, b) , (d, b)

MOST STUCK-AT AND SHORTS RESULT IN

A DRASTIC INCREASE IN

power current consumption

for some INPUTS

179


Detection of an optimal
threshold for the current is
an experimental iterative
procedure.

- About 3% of ICs that pass all other test fail I_{220} .
- About 8% of faults manifested themselves during 1,000 hours for 59,000 ICs, which passed all tests except I_{220} .

(Ford Microelectronics, 1995)

EXAMPLE

INVERTER



(s,d) short
for n transistor

is detected
when $A=0$; (Out/0)

(s,d) short
for p transistor

is detected for

(Kitken, "A Comparison of defect models..." Proc ITC, 1992

pp 778-787.;

GULATI, MAO, GOEL, "DETECTION OF "UNDETECTABLE" FAULTS BY IDDQ" Proc. ITC, 1992 pp 770-777)

In many cases there are several levels of current consumption for the faulty device depending on an input vector. This information ("current signature") provides for some diagnostic resolution.

(W. MALY, Proc. VLSI Symp.

PRINCETON, NJ. 1996)

I_{DDQ} may be also used for failure analysis and design verification

- IDDQ TESTING IS SLOW!
- TYPICALLY LESS THAN 1,000 test patterns can be applied.
- PROBLEM OF GENERATION OF SHORT TESTS IS VERY IMPORTANT FOR IDDQ.

GOAL: DETECTION OF SINGLE STUCK-AT AND BRIDGING FAULTS

NUMBER OF FAULTS:


$$2N + \binom{N}{2} = \frac{1}{2} (N^2 + 3N)$$

where N is a number of nodes

TEST MATRICES H

FOR A NETWORK WITH N nodes

rows of H represent logical values at all nodes for a given test pattern.



T - number of test patterns.

T1 All BFs and SSFs are detectable iff all columns in a test matrix H are different and not equal to all zeros and all ones

Let: m - number of input nodes
 p - number of internal nodes
 n - number of output nodes

$$N = m + p + n$$

T2.

$$\lceil \log_2(m+n+p+2) \rceil \leq T \leq \lceil \log_2(m+2) \rceil + p + n$$

THE LOWER BOUND IS
ATTAINED FOR ONE NAND
gate with $N-1$ inputs

THE UPPER BOUND IS ~~ATTAINED~~
ATTAINED FOR TWO-LEVEL
AND-OR NETWORKS WITH
ORTHOGONAL PRODUCT TERMS

$$T \leq N$$


EXAMPLE

$$M=3$$

$$P=4$$

$$n=1.$$

$$N=8$$



$$f = \bar{x}_1 x_2 + \bar{x}_1 x_3 + x_2 x_3$$

	x_1	x_2	x_3	\bar{x}_1	$\bar{x}_1 x_2$	$\bar{x}_1 x_3$	$x_2 x_3$	F
1	1	1	1	0	0	0	1	1
2	0	0	1	1	0	1	0	1
3	0	1	0	1	1	0	0	1
4	0	1	1	1	1	1	1	1
5	0	0	0	1	0	0	0	0

$$T=5$$

All columns are different and contain 0's and 1's

-186-

5

TESTING OF TWO-LEVEL
UNATE NETWORKS

AND-OR, NAND-NAND, NOR-NOR
OR-AND.

Let $f(x_1^*, x_2^*, \dots, x_m^*)$ is
unate $x_i^* \in \{x_i, \bar{x}_i\}$.

Let $H_{\pm U}$ is matrix with rows
being test patterns. Then columns
of $H_{\pm U}$ are

$$\underbrace{(1 \dots 1 0^i \dots 1)}_{m+1}^{TR} \text{ if } x_i^* = x_i$$

$$\underbrace{(0 \dots 0 1^i \dots 0)}_{m+1} \text{ if } x_i^* = \bar{x}_i$$

Example

$$f(x_1, x_2, x_3) = \bar{x}_1 x_2 + \bar{x}_1 x_3 + x_2 x_3$$

$$x_1^* = \bar{x}_1, \quad x_2^* = x_2, \quad x_3^* = x_3$$

$$H_{I/N} = \begin{bmatrix} 1 & 1 & 1 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \end{bmatrix}$$

Since for all these patterns $f=1$ we need one more test pattern, say 000, to detect $f/1$ faults.

Karpovskiy M.G., Karmolik V.N.

"TESTABILITY MEASURES AND TEST COMPLEXITIES FOR TESTING WITH INTERNAL ACCESS", Proc. IEEE WORKSHOP ON IDDQ TESTING, 1995 pp 9-14

TEST COMPLEXITIES FOR IDOR

8

• FOR UNATE 2-LEVEL NETWORKS

$$m+1 \leq T \leq m+2$$

• FOR AND, OR TREES

$$T \leq 1.5 \lceil \log_2 m \rceil + 2$$

• FOR XOR TREES

$$T \leq 2 \lceil \log_2 m \rceil + 1$$

• FOR LINEAR XOR NETWORKS

$$T \leq m$$

• FOR ADDERS OR MULTIPLIERS

AND I/O BFS (m-bits)

$$T = \lceil \log_2 m \rceil + 3$$

FAULT COVERAGES

Let w_i is a number of ones
in i th row of H

Then i th test pattern detects

N single stuck-at faults (SSF) and
 $w_i(N-w_i)$ bridging faults (BF)

Average number of faults
detected by one test pattern:

$$(w_i = \frac{N}{2}) \quad N + \frac{N^2}{2} - \frac{N^2}{4} = N + \frac{N^2}{4}$$

The fraction of BFs detected by
 i randomly selected test patterns

$$1 - 2^{-i} \quad \begin{array}{l} \text{TR 8 or 9 is} \\ \text{sufficient} \end{array}$$

TESTABILITY MEASURES

Local measure for detection of a BF between z_i and z_j

$$C(z_i, z_j) = \text{Prob} \{ \bar{z}_i \oplus \bar{z}_j = 1 \}$$

If $C(z_i, z_j)$ close to 1, then this BF has a good testability

$$|E(z_i) - E(z_j)| \leq C(z_i, z_j) \leq 1 - |E(z_i) - E(\bar{z}_j)|$$

$E(z_i) = \text{Prob} \{ z_i = 1 \}$ - signal probability

$C(z_i, z_j)$ is difficult to compute

$$C_{\text{AVE}}(z_i, z_j) = E(z_i) E(\bar{z}_j) + E(\bar{z}_i) E(z_j)$$

• if $E(\bar{z}_i) = 1/2$, then

$$C_{AVE}(\bar{z}_i, \bar{z}_j) = 1/2 \text{ for any } \bar{z}_j$$

• if $E(\bar{z}_i) = 1$, then

$$C_{AVE}(1, \bar{z}_j) = 1 - E(\bar{z}_j)$$

• if $E(\bar{z}_i) = 0$

$$C_{AVE}(0, \bar{z}_j) = E(\bar{z}_j)$$

Expected number T of test
patterns:

$$\sum_{i > j} (1 - c(z_i, z_j))^T \geq \binom{N}{2} (1 - fc)$$

where fc is a fault coverage
for BFs.

To simplify computations
we replace $c(z_i, z_j)$ by $c_{AVE}(z_i, z_j)$

Global Testability Measure

$$C = \binom{N}{2}^{-1} \sum_{i > j} C_{AVE}(Z_i, Z_j)$$

$$= \binom{N}{2}^{-1} (N_0 N_1 - \sum_i E(Z_i)(1 - E(Z_i)))$$

where $N_0 = \sum_{i=1}^N E(Z_i)$

$$N_1 = N - N_0$$

Computing of C for is
of the order $O(N)$ after
computing signal probabilities

denote

$$R = N_0 N_1 - \sum_{i=1}^N E(Z_i) (1 - E(Z_i))$$

R is a global testability
measure

Then

$$\sum_{i>j} (1-c)^T \cong \binom{N}{2} (1-fc)$$

$$\binom{N}{2} (1 - \binom{N}{2}^{-1} R)^T \cong \binom{N}{2} (1-fc)$$

$$T \geq \left\lceil (\log_2 (1-fc)) (\log_2 (1 - \binom{N}{2}^{-1} R))^{-1} \right\rceil$$

EXAMPLE: 8 AND

1. TREE IMPLEMENTATION

$$R = 47.8, T = 7.7,$$

$$T_{\min} = 6$$

2. 1-dim IMPLEMENTATION

$$R = 44.8 \quad T = 8.4$$

$$T_{\min} = 9$$

Conclusion

FOR MOST DEVICES FEW
IDDQ TESTS DRASTICALLY
IMPROVE FAULT COVERAGES
OF SSFs and SFs.

IDDQ TESTS DETECT SOME FAULTS
undetectable by voltage testing.
IDDQ should be used together
with voltage tests.