

Testing of Special classes of Circuits


1. Reed-Muller Canonical Networks

Th 1. Any Boolean function $f(x_1, \dots, x_m)$ can be represented in the RM form:

$$f(x_1, \dots, x_m) = C_0 \oplus C_1 x_1 \oplus \dots \oplus C_m x_m \oplus C_{m+1} x_1 x_2 \oplus \dots \oplus C_{2^m-1} x_1 x_2 \dots x_m$$

XOR's of products of arguments without negations; $C_i \in \{0,1\}$

Reed-Muller Implementations: **UNIVERSAL**



$T(m)$ - minimal number of test patterns for detection of all single stuck-at faults in RM networks

Th 2 $T(m) \leq 3m+4 \Rightarrow$ very good testability


Faults at fanout branches are detected distinguish between branches

(K.R. Saluja, S.M. Reddy, IEEETC, C-23, pp 552-555, 1974)

T3 If we don't distinguish between faults at fanout branches:

$$T(m) \approx 2m+3$$

Example



<u>Test:</u>	x_0	x_1	x_2	x_3	x_4	<u>Faults detected</u>
0	0	0	0	0	0	$b_1/1, a_1/1$
1	1	1	1	1	1	$b_2/0, b_3/0, a_1/0$
0	1	1	1	1	1	$b_2/0, b_4/0$
0	1	1	0	0	0	$x_1/0, x_2/0$
0	1	0	0	0	0	$x_2/1$
0	0	1	0	0	0	$x_1/1$
0	0	0	1	1	1	$x_3/0, x_4/0$
0	0	0	1	0	0	$x_4/1$
0	0	0	0	1	1	$x_3/1$

RM NETWORKS ARE OPTIMAL FROM TESTING POINT OF VIEW.

2. Fanout-free networks

NOT UNIVERSAL

** Th1

$$2\sqrt{m} \leq T(m) \leq m+1$$

For SSFs and NAND gates


Th2 For any FF network there exists a minimal single stuck-at fault test which also detects all multiple faults

(J. P. Hayes, IEEE TC, C-20, pp 1496-1506
Dec 1981)

PATH SENSITIZATION

7.2'


Example



<u>Test:</u>	x_1	x_2	x_3	x_4	x_5	x_6	<u>Faults detected:</u>
	1	1	0	0	0	0	$x_1/0, x_2/0, x_3/1, x_4/1$ $a/1, b/1, d/0, c/1$
	0	1	0	0	0	0	$x_1/1, a/0, d/1$
	1	0	0	0	0	0	$x_2/1$
	1	1	0	0	1	1	$x_5/0, c/0, x_6/0$
	1	1	0	0	0	1	$x_5/1, x_3/1, x_4/1$
	1	1	0	0	1	0	$x_5/1$
	1	1	1	0	0	0	$b/0, x_3/0$
	1	1	0	1	0	0	$x_4/0$

IF A TEST DETECTS ALL INPUT STUCK-AT FAULTS, THEN THE SAME TEST DETECTS ALL INTERNAL STUCK-AT FAULTS

TESTING OF PARITY CHECKERS
TREES



J.P. HAYES "On Realization of
BOOLEAN FUNCTIONS REQUIRING
A MIN NUMBER OF TESTS"

IEEE TRANS COMPUT. DEC. 1971

FOR PARITY TREES

T2. FOR DOUBLE STUCK-AT FAULTS
SSF test has coverage $\approx 83.33\%$.

S. Mourad, E. J. McCluskey, "Testability
of Parity CHECKERS", *IEEE Trans
INDUSTRIAL ELECTRONICS*, MAY, 1989

T3. FOR detection of all multiple
stuck-at faults

$$T(m) = m + 1$$

TEST :

000	...	000
000	...	001
000	...	010
.	.	.
010	...	000
100	...	000



T4. THE SAME TEST DETECTS ALL
AND BRIDGING FAULTS.
OR.

Internal Fanout-Free Networks UNIVERSAL

Experimental Results

1. Any Single Fault Detection Test detects about 98% of all multiple faults with a multiplicity at most 6 (for 2-level AND-OR networks about 100%)
2. Inclusion of one fanout reduces up to 5% fault coverage for multiple faults

Conclusion: move fanouts to primary inputs

3. Almost all 2-level AND-OR Networks

$$T(m) \approx 2^{m-1}, \quad T(m, N) \leq m + N + 1$$

4. $m \times 2^m$ decoders

$$T(m) = 2^m$$

$N = \#$ of product terms

5. $m \times 1$ Multiplexers

$$T(m) \leq 2m$$

6. K out of m networks

$$T(m) \leq \lceil \frac{m}{K} \rceil$$

$$K \approx \frac{m}{2}$$


output \Rightarrow ~~network~~ $\Rightarrow K$ inputs equal 1

7. m -bit parity checkers in a form of

2-level AND-OR networks

$$T(m) = 2^{m-1} + 1$$

3. Ripple Carry Adders/Subtractors (BIT-SLICE DEVICES) 24.



	x ₃	y ₃	x ₂	y ₂	x ₁	y ₁	x ₀	y ₀	C _{in}	Inputs to FA _i
t ₁	0	0	0	0	0	0	0	0	0	000
t ₂	1	1	0	0	1	1	0	0	1	001, ieven; 110, iodd
t ₃	0	1	0	1	0	1	0	1	0	010
t ₄	0	1	0	1	0	1	0	1	1	011
t ₅	1	0	1	0	1	0	1	0	0	100
t ₆	1	0	1	0	1	0	1	0	1	101
t ₇	0	0	1	1	0	0	1	1	0	110, ieven; 001, iodd
t ₈	1	1	1	1	1	1	1	1	1	111

$T(m) = 8$ for any m

t₁ ÷ t₈ detect all stuck-at faults in FA's,
at the inputs of every FA all possible 8 vectors

Let

$$\begin{aligned} \mathbb{0} &= (0, 0, \dots, 0) \\ \mathbb{1} &= (1, 1, \dots, 1) \\ a &= (1, 0, 1, 0, 1, 0, \dots, 1, 0) \\ \bar{a} &= (0, 1, 0, 1, 0, 1, \dots, 0, 1) \end{aligned}$$

then we have the following test for address

	x	y	c_{in}
t1	$\mathbb{0}$	$\mathbb{0}$	0
t2	a	a	1
t3	$\mathbb{0}$	$\mathbb{1}$	0
t4	$\mathbb{0}$	$\mathbb{1}$	1
t5	$\mathbb{1}$	$\mathbb{0}$	0
t6	$\mathbb{1}$	$\mathbb{0}$	1
t7	\bar{a}	\bar{a}	0
t8	$\mathbb{1}$	$\mathbb{1}$	1

9. UNIFORM NAND TREES

p - number of inputs per gate

d - number of levels in the tree

$$T(m) = p^{\lfloor d/2 \rfloor} + p^{\lfloor d+1/2 \rfloor} \approx 2\sqrt{m}$$

(J.P. Hayes, IEEE TC, C-20, pp 1496-1506
Dec. 1981)

TERMINAL I/O Faults of ANY MULTIPLICITY

$$2(m-r) \leq T(m) \leq 2m-4$$

$$m > 3 \quad ?$$

$$r \geq \log_2(m-r), \quad r \approx \lfloor \log_2 m \rfloor$$

(S.M. Reddy, T.C. Kuhl, IEEE TC C-27,
May 1978, pp 467-469)

TOTAL NUMBER OF MULTIPLE FAULTS
IS: $3^m - 1$