

Testing Strategies

Off-line testing

0. Selecting FAULT (ERROR) MODELS

I. Test generation

↑
complexity
of test
generation

- Gate-level - (GT)
- Functional - (FT)
- Universal (UT)
- Random (RT)
- Exhaustive (ET)

↓
length of a
test
(testing time)

(TGT)

(TE)

RANDOM (PSEUDORANDOM) TESTS
MAY BE UNBIASED AND BIASED.

Comparison of test generation strategies

Input data:

- GT - gate-level description of DUT and faults F
- FT - functional description of DUT and F
- UT - functional description of F
- RT, ET - parameters (# of I/O pins, etc) of DUT

Test Generation Time (TGT)

$$TGT(GT) \geq TGT(FT) \geq TGT(UT) \geq TGT(RT) \geq TGT(ET)$$

Test Length (TL), Testing Time

$$TL(GT) \leq TL(FT) \leq TL(UT) \leq TL(RT) \leq TL(ET)$$

UNIVERSAL TESTING

| | FUNCTIONAL TEST | UNIVERSAL TEST | RANDOM TEST |
|---------------------------|--|--------------------------|--------------------------------------|
| INPUT FOR TEST GENERATION | FUNCTIONAL DESCRIPT. OF: 1) A DUT 2) A CLASS OF FAULTS | DESCRIPTION OF FAULTS | DESCRIPTION OF A CLASS OF DEVICES |

UNIVERSAL TESTING \Rightarrow STANDARD DETERMINISTIC TEST
FOR A CLASS OF DEVICES FOR
A GIVEN FAULT MODEL.

\Rightarrow GOOD ON AVERAGE

\Rightarrow EFFICIENT FOR MOST OF THE DEVICES

FRACTION OF DEVICES SUCH THAT OUR UNIVERSAL
TEST IS EFFICIENT IS GROWING (TO 1)
AS THE SIZE OF THE DEVICE IS GROWING.

1) VLSI devices



2) broad spectrum

3) CAN TOLERATE A SMALL
FRACTION α OF CASES WHEN $(\alpha \rightarrow 0 \text{ if } m \rightarrow \infty)$
UNIVERSAL TESTS ARE NOT EFFICIENT

FOR A CLASS OF FAULTS \longrightarrow UNIVERSAL TEST

S/O AT INPUT LINES

UNIVERSAL
TEST OF
LENGTH N



II. Observation of test responses

1. "Golden copy" approach
2. Stored response approach
3. Simulation


Approaches 1, 2, 3 are very expensive

4. Data compression of test responses

Signature analysis


Linear Feedback Shift Registers

"Golden Copy" Approach




FOR THE CASE WHEN
MANY COPIES OF THE SAME
device

Stored Response Approach



- Advantage: FLEXIBILITY
- Limitation: TEST OBSERVATION

simulation



$f(x)$ - reference value


Simulators are ~~a~~ very expensive and slow

Data Compression of Test

Responses

error

(MULTI) SIGNATURE ANALYSIS



\hat{s} - signature (syndrome) of an error

s - signature of a fault-free device

Testing Strategies

III. On-line testing (self-test, built-in-test;

Hardware redundancy (replication with voting)

Information redundancy (parity checks on buses, error-correcting codes in memories, etc)

Time redundancy (rollback procedures)

Error masking (error correction)

Tradeoffs between off-line and on-line testing

∴ on-line testing is the only way to detect intermittent faults

IV. DESIGN FOR TESTABILITY