

TEST ECONOMICS

COST OF DETECTION
OF ONE FAULT

1. CHIP TEST	(MANUFACTURING)	\$1.00
2. BOARD TEST	-----	\$10.00
3. SYSTEM TEST	(FIELD) -----	\$100.00
4. COMPUTER NETWORK TEST	-----	\$1000.00

PROBLEMS:

FAULT-DETECTION

FAULT-DIAGNOSIS

TEST ECONOMICS

Relation between defect levels (DL)
yields (Y) and fault coverages (C)

①

DL - fraction of devices shipped which are defective

EXPERIMENTAL

$$DL = 1 - Y^{1-C}$$

(1) RESULT

Examples

1) $C = 1 \Rightarrow DL = 0$

2) $Y = 1 \Rightarrow DL = 0$

3) $Y = 0.2, C = 0.987 \Rightarrow DL = 0.02$

T.W. Williams, N.C. Brown, "Defect Level as a Function of Fault Coverage",
IEEE TC C-30, N12, 1981, pp 987-988.

From (1)

$$C = 1 - \frac{\lg(1 - DL)}{\lg Y} \quad (2)$$

Example $Y = 0.1$, $DL = 0.02 \Rightarrow$

$$C = 1 - \frac{\lg(1 - 0.02)}{\lg 0.1} = 1 - 0.0088 = 0.9912$$



Cost curve for testing.

Importance of a low defect level:

For a board with 70 components and

$DL = 0.01$ / component

Prob. of getting a fault-free board: $(1 - 0.01)^{70} = 0.4$.

RELIABILITY $\rightarrow R = (1 - DL)^Q$

$$\sqrt[Q]{R} = 1 - DL$$

Q - number of
COMPONENTS


$$DL = 1 - \sqrt[Q]{R}$$

\perp - yield

$$C^* = 1 - \frac{\log(1 - DL)}{\log \perp} = 1 - \frac{\log(1 - (1 - \sqrt[Q]{R}))}{\log \perp}$$


fault coverage / COMPONENT

$$C^* = 1 - \frac{\log \sqrt{R}}{\log L} =$$



N
number
of test
patterns

$$C^* = 1 - \frac{\frac{1}{2} \log R}{\log L}$$




Observations:


- o ~~Digital products~~ time of product introduction, and costs.
- o New technology and the competition controls time of product retirement.

Product Life-Cycle Cost and Revenue

Hardware Design Process and Impact of Test on Time-to Market



(Engineering Prototype)



NOTES:

- Path from 8 to 1 for design errors
- Path from 8 to 5 for construction errors
- Loop time 8-5-8 is 6 to 12 hours
- Loop time 6-5-6 is .3 to 1 hours

If early test process quality is low, traveling the path 8-5-8 many times means that time to market can be impacted 3 to 6 months.

Environment of change

From development thru the first year of shipment,
constant change is the norm!

Product and test change impact:
Interruption of Mfg. cycle
Temporary quality degradation
Cost, morale impact
Lower "ramp-up" rate

Example: VAX 8600 development vs. change time
initial test development

chip: 500-gate array
test gen. - days
module: ~~20-25~~ K gates, RAMs
test gen. - months
system: ~~10~~ modules
test gen. - years

test changes, turnaround time
chip: days - no problem
module: 1 to 4 weeks
system: 1 to 4 months

Note: in the latter two, hardware can change faster
than the tests can.

VAX-8600 * 1400 design errors
50 man years for
μdiagnostic of CPU.

Conclusion

Testing is a key element ~~to~~ to deliver competitive, high quality products to the marketplace at the right time.

•
FOR IBM ES/9000

about 60 hours of
simulation

Test sequences of
152 megabytes

(18) 26

Stages in the development and Testing of a System

Stage	Error sources	Error detection TOOLS
Specification, <small>LOGIC</small> design	Algorithm design, specifications	Simulation Consistency checks
Prototype construction	Wiring, assembly, timing, components	Stimulus/response test
Manufacture	wiring, assembly, components	System test, Diagnostics
Installation	Assembly, Components	System test, Diagnostics
Operational	Components <small>AGING</small> environmental fluctuations	Off-line field test, functional test, random test, BUILT-IN-TEST.

TYPES OF TESTING

CRITERIA	ATTRIBUTE OF METHOD	TERMINOLOGY
When testing performed?	<ul style="list-style-type: none"> • concurrently with computing • nonconcurrent 	<ul style="list-style-type: none"> • On-line • Off-line
Where is a source of stimuli?	<ul style="list-style-type: none"> • within a device • external tester 	<ul style="list-style-type: none"> • BIST • External testing
What is tested?	<ul style="list-style-type: none"> • IC • BOARD • SYSTEM • NETWORK 	
How are stimuli and responses produced?	<ul style="list-style-type: none"> • Retrieved from storage • Generated during testing 	<ul style="list-style-type: none"> • Stored pattern testing • Algorithmic testing, comparison testing

TYPES OF TESTING (CONT'D)

CRITERIA	ATTRIBUTE OF METHOD	TERMINOLOGY
How are stimuli applied?	<ul style="list-style-type: none">• FIXED ORDER• DEPENDING ON THE RESULTS OUT.	Adaptive
How fast are stimuli applied?	<ul style="list-style-type: none">• SLOWER THAN NORMAL SPEED• AT NORMAL SPEED	<ul style="list-style-type: none">• static test• at-speed test
What are the observed results?	<ul style="list-style-type: none">• output patterns• COMPRESSED RESPONSES	<ul style="list-style-type: none">• COMPACT TEST SIGNATURE ANALYSIS
What lines are accessible for testing?	<ul style="list-style-type: none">• ONLY I/O• I/O and INTERNAL LINES	<ul style="list-style-type: none">• Edge-pin test• GUIDED PROBE• BED-OF-NAILS• ELECTRON BEAM• IN-CIRCUIT TEST• CROSSCHECKS
Who checks the results?	<ul style="list-style-type: none">• THE THE DEVICE-UNDER TEST ITSELF• external tester	<ul style="list-style-type: none">• SELF-TEST• SELF-CHECKING BIST• EXTERNAL TEST