

Fault Models

Fault (failure) is a physical event

Error is a manifestation of a fault

Logic-level faults

Fault model is necessary for efficient test generation

Statistical analysis of faults to construct fault models.

Fault model depends on implementation and environment.

Standard Fault Models

1.3

I. Stuck-at faults - a line Z is stuck-at-0 or stuck-at-1 ($Z/0, Z/1$ or $Z \equiv 0, Z \equiv 1$)

Single (SSF) and multiple (MSF) faults

SSF is the most popular model

stuck-at faults are detected by off-line and by on-line testing

Fault coverage - percentage of faults which are detected)

(Example: for SSF and μ processors 98% is a reasonable fault coverage)

Fault-Coverage for SSF


Fault Coverage C is a percentage

of SSF which are detected

SSF - SINGLE STUCK-AT FAULTS

For complex devices (ex. μ processors)

about 20% of SSF are undetectable



Estimation of fault-coverage by

simulation

software for fault simulation is

expensive

Up to 20,000 SSF's can be simulated in a reasonable CPU time

Number of stuck-at faults with a multiplicity at most l

$$\sum_{i=1}^l 2^i \binom{L}{i}; \quad \binom{L}{i} = \frac{L!}{i!(L-i)!}; \quad a! = 1 \cdot 2 \cdot 3 \cdot \dots \cdot a$$

L is a number of lines in a network

Example $L = 1,000$, $l = 2$

$2 \cdot 10^6$ faults

Special Classes of Stuck-at Faults

T. 5

Bursts of length b (for discs or tapes)

Number of bursts: $N-b+1$ N is a number of binary cells

Symmetric, asymmetric and unidirectional stuck-at faults

Number of unidirectional faults with a multiplicity at most l : $\sum_{i=1}^l \binom{L}{i}$ Ex: $L=5,000$; $l=2 \Rightarrow 500,500$ faults

Input / Output (Terminal or Pin)

stuck-at faults at interconnections

between chips

Number of I/O stuck-at faults for a chip with m inputs and k outputs: $\sum_{i=1}^l 2^i \binom{m+k}{i}$; Ex: $m=k=16$; $l=2 \Rightarrow 2,048$ faults (symmetrical)

Fault Models (Cont.)

1.6

II Intermittent (transient, soft) faults

detected only by on-line tests

(ex. replication of hardware, parity checks, error-correcting codes, roll-backs of a program, etc.)


Single intermittent faults

(α -particles) vs repeating faults

Up to 80% - 90% of faults

are intermittent (Air Force, IBM)

III Bridgings (BF) (short circuits)
 (high density of gates for VLSI)



AND and OR type bridgings

AND: $(a, b)_*$

OR: $(a, b)_+$

a	b	AND $a' = b'$	OR $a' = b'$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

Relation between states and bridgings:

$a/0 = (a, 0)_*$


$a/1 = (a, 1)_+$

Number of bridgings:


$2 \binom{2}{2} = 2(2-2)$

Feedback (FB) and NonFeedback (NFB) 2.8

Bridgings




FB $(x, y)_*$



Combinational

$\xrightarrow{\text{FB}}$ Sequential


Oscillation:



$(x, y)_*$

difficult to observe

Asynchronous behavior:



$(x, y)_*$

(For any x output stay 0 after $x=0$ applied)

FOR CMOS CIRCUITS

BRIDGING FAULTS ACCOUNT FOR
FROM 30% to 60% of all
FAULTS

(F. J. Ferguson, J. P. Shen, "Extraction
and Simulation of Realistic CMOS
Faults ...", Proc. Int. Test Conf.
pp. 475-484, 1988)

BFs are detected by current
testing (I_{DDQ} testing)

(RAJSUMAN, CMOS VLSI, I_{DDQ} TESTING FOR
ARTECH HOUSE, 1995)

DEVICE-ORIENTED FAULTS - 42-

IV Arithmetical Faults (ALU) 1.9

Typical for adders, subtractors, counters, multipliers, etc.

$$x \xrightarrow{\quad} \hat{x}$$

⚡ fault

Multiplicity l : $|x - \hat{x}| = \pm 2^{i_1} \pm \dots \pm 2^{i_e}$

Example: $x = 0111$, $\hat{x} = 1000 \Rightarrow l = 4$

(For stuck-at fault model $l = 4$)

Number of faults: $\sum_{i=1}^l 2^i \binom{m}{i}$ - symmetrical

m - number of bits $\sum_{i=1}^l \binom{m}{i}$ - unidirectional

Symmetric, asymmetric and unidirectional arithmetical faults


Arithmetical codes (modulo A checks)

Example $l=1 \Rightarrow A=3$

PLA Faults

1.10

1. A product term can grow (cover more minterms)




2. A product term can shrink (cover fewer minterms)



3. A product term can disappear from a function



4. A product term from one function can appear also in another function



VI memory faults

1.11

5.1. Decoding errors

open decoder \Rightarrow no addressing
multiple writes, two addresses at a time
replacement of an address by another

5.2. Stuck-at faults in binary cells

5.3. Bridgings between cells

5.4. Bursts on a surface of a disc or tape

For semiconductor memories:


5.5. Hold time for refreshing data \Rightarrow sleeping sickness - graceful degradation of performance

5.6. Write recovery - not producing data

at a given access time if each READ
is preceded by WRITE

5.7. Pattern-sensitive faults (crosstalks) -
impossible to write 0 surrounded by 1's

Electrical neighbourhoods a) NPSF



these faults are most difficult to test

b) κ -couplings - pattern sensitive faults (crosstalks)
between any κ cells which may be located
anywhere in the memory.

Testing time (test complexity, number
of READ and WRITE operations) is

proportional to the size of a
neighbourhood

VII Functional Faults (μ processors)

- 7.1. Replacement of one instruction I_i by another I_j , I_i/I_j
- 7.2. Replacement of an instruction I_i by no instruction, I_i/\emptyset
- 7.3. Replacement of an instruction I_i by two instructions I_j and I_k , $I_i/I_j + I_k$

These faults are detected by functional testing (function verification)

EXAMPLE

FUNCTIONAL FAULT [DESIGN ERROR]
IN PENTIUM CHIP (INTEL)
[$6.2 \cdot 10^6$ copies sold in 1994]

FUNCTIONAL FAULT: 1 out of 10^{10}
DIVISIONS PRODUCE
FAULTY RESULT

FUNCTIONAL TEST:

$$x - (x/y) * y = \begin{cases} 0 & \text{- FAULT-FREE} \\ 256 & \text{- FAULTY} \end{cases}$$

$x = 4,195,835$
 $y = 3,445,727$

VIII. Network faults

Faults in distributed systems

8.1. Node faults

Multiplicity of a node fault = number of processors in the system which are faulty at the same time.

8.2. Link faults

Multiplicity of a link fault = number of links between nodes which are faulty at the same time.

∴ Optimal test strategy for a given topology of links

∴ Optimal topology of links for a given class of faults.