



Data Compression of Test Responses

Time Compression

BIST




DATA COMPRESSORS



110

SPACE COMPRESSION



SC - space compressor
combinational device. based on
error correcting codes

E set of errors at the output
of a DUT

$SC(y)$ - output of the SC

y - output of a DUT

$e \in E$

$$y \Rightarrow y \oplus e$$


SC is a combinational device

$$SC(y) \neq SC(y \oplus e)$$

ERROR DETECTION BY MONITORING $SC(y)$

GOAL: $r \rightarrow \min$

TIME COMPRESSION




GOAL: MIN. P_{AL} - Prob of aliasing.

$$P_{AL} = P_{Pr} \{ TC(y) = TC(y \oplus e) \} \quad e \in E$$


TC - sequential device

SPACE-TIME COMPRESSION



TRADEOFF { μ min (overhead)
PAL \rightarrow min

EXAMPLE
M8020
CONTROL ROM



- 204 -

Syndrome Testing

data compression by addition

Exhaustive tests

data compressor is an adder-accumulator

Normalized Syndrome


$$S_f = 2^{-m} \sum_x f(x)$$

$x = (x_1, \dots, x_m)$ - input vector


$f(x)$ - output of fault-free circuit

with input $x = (x_1, \dots, x_m)$

$$S_f = \text{Prob} \{ f(x) = 1 \}$$



Example (m=3)



$$y = f(x_1, x_2, x_3) = x_2 x_3 \vee \overline{x_1} x_2$$

x_1	x_2	x_3	f	$x_1/0$	$x_2/2$	$x_2/0$	$x_2/1$	$x_3/0$	$x_3/1$	$h_1/0$	$h_1/1$	$h_2/0$	$h_2/1$	$y/0$	$y/1$
0	0	0	0	1	0	1	1	1	0	1	0	1	1	0	1
0	0	1	0	0	1	0	1	1	0	1	0	0	1	0	1
0	1	0	1	1	0	1	1	1	1	1	0	1	1	0	1
0	1	1	1	1	1	0	1	1	1	1	1	0	1	0	1
1	0	0	0	1	0	0	0	0	1	1	0	0	1	0	1
1	0	1	1	0	1	1	1	0	1	1	0	1	1	0	1
1	1	0	0	1	0	0	0	0	1	1	0	0	1	0	1
1	1	1	1	1	1	1	1	0	1	1	1	1	1	0	1
S			$\frac{5}{8}$	$\frac{4}{8}$	0.5	0.5	$\frac{5}{8}$	0.5	$\frac{6}{8}$	1	$\frac{2}{8}$	0.5	1	0	1

All SSF's are detectable by Syndrome testing S_f

Example $f(x_1, x_2, x_3) = \text{maj}(x_1, x_2, x_3) = x_1 x_2 \vee x_1 x_3 \vee x_2 x_3 \Rightarrow S = 0.5$

If $x_i/0 \Rightarrow S = 0.25$

$x_i/1 \Rightarrow S = 0.75$

$f/0 \Rightarrow S = 0$, $f/1 \Rightarrow S = 1$.

Fault Coverages of Syndrome Tests

- D1. A network is syndrome-testable if syndrome testing detects all sff's
- T.1. All fanout-free networks composed of AND, OR, NAND, NOR, NOT gates are syndrome-testable
- D.2. A network is positive ^(negative) with respect to x_i if its output depends on x_i and does not depend on \bar{x}_i (depends on \bar{x}_i and does not depend on x_i)
- D3. A network is unate if it is either positive or negative with respect to every input
- Ex. $y = x_1 \oplus x_2$ non-unate
- T2. All two-level AND-OR unate networks are syndrome testable
- (J. Savir, IEEE TC, C-49 pp 442-451, 1980)

T3 A two-level network can be made syndrome-testable for SSF's by the addition of one control line and at most one gate

(M. Miller, S. Eris, Electronic Letters, v. 9, 16, 1983)

Syndrome testing is exhaustive

Optimal partitioning of COF - NP-complete

For multiple outputs networks:

separate adders for each output or

one parallel n -bit adder-accumulator


(n - is the number of outputs)

Computation of Syndromes

2/1/21




$$1 - S_f$$




For exhaustive tests

$$S_{f_1} \cdot S_{f_2}$$



$$S_{f_1} + S_{f_2} - S_{f_1} \cdot S_{f_2}$$

no faults at the inputs



$$S_{f_1} + S_{f_2} - 2 S_{f_1} \cdot S_{f_2}$$

- 234 -

Syndrome Testing (Summary)

Advantages:

1. SIMPLE DATA COMPRESSOR =
adder-accumulator
(small overhead)
2. Efficient for 2-level
networks
(for unate networks 100%
of SFs are detectable)
3. Small overhead to make
a two-level network
syndrome testable
4. Computing reference values
in a linear time.


Disadvantages

1. Exhaustive testing for high fault coverage
2. Partitioning problem (NP complete)


Transition Counting ^{-1m} (TC)

7/10

Signature TC: $\sum_{x=0}^{2^m-1} (f(x) \oplus f(x+1))$ *for exhaustive test.*



Example $m=3$



x_2	x_3	f	$x_2/0$	$x_2/1$	$x_2/0$	$x_2/1$	$x_2/0$	$x_2/1$	$h_1/0$	$h_1/1$	$h_2/0$	$h_2/1$	$y/0$	$y/1$
0	0	1	1	0	1	1	0	1	0	1	1	0	1	1
0	0	0	1	1	1	1	0	1	0	0	1	1	0	1
0	1	1	1	0	1	1	1	1	1	1	1	1	0	1
0	1	1	1	1	0	1	1	1	1	0	1	1	0	1
1	0	0	1	0	0	0	1	1	0	0	1	1	0	1
1	0	1	1	1	1	1	0	1	0	0	1	1	0	1
1	1	0	1	0	0	0	1	1	0	1	1	1	0	1
1	1	1	1	1	1	0	1	1	1	1	1	1	0	1
TC		6	4	7	6	4	2	2	0	3	6	0	0	0

$x_2/0$ and $h_2/0$ cannot be detected

by TC

For TC ordering in time of test patterns is essential.

Transition Counting

Optimal Ordering of Input patterns

T^0 set of test patterns producing 0

T^1 set of test patterns producing 1

$$|T^0| \geq |T^1|, T = T^0 \cup T^1, |T| = |T^0| + |T^1|$$

$AT = (t(1), t(2), t(3), \dots)$ - Alternating test. \Rightarrow Max TC.
 $TC = |AT| - 1$

$t(1) \in T^0, t(2) \in T^1, t(3) \in T^0, t(4) \in T^1, \dots$
Length of a test may be greater than 2^m .

T.1 AT detects all SSF's by TC

~~TC~~ (This order maximizes TC for a fault-free device
Faults decrease TC)

(J.P Hayes, I EEE TC C-25, June 1976 pp 613-620)

T.1. is valid for any network consisting

of AND, OR, NAND, NOR, NOT gates

FAULT-FREE

← FAULTY

$TC(f) \geq TC(\tilde{f})$ for AT f-fault-free
 \tilde{f} -faulty

$$2|T| \geq |AT| \geq |T|$$

$2 \cdot 2^m \geq |AT| \geq 2^m$ for exhaustive T

TC for AT is equal $|AT|$.

Counting only 1 → 0 (0 → 1) transitions

Reddy, "A Note on Testing Logic Circuits by
Transition Counting" IEEE TC EC-25, March 1977
pp 313-314. **FOR UNIDIRECTIONAL ERRORS**

Transition Counting for sequential devices
(without LSED)

"Transition Count Testing for sequential Machines"
Proc. Int. Symp on Fault-Tolerant Computing, Japan
Oct. 1980, pp 167-172

Fault-Location by Transition Counting - very difficult

For n input NAND gate:

$$\frac{n^2}{8} + 1 \leq T(n) \leq \frac{n(n+1)}{2} + 2$$

(for detection
 $T(n) = n+1$)

Hayes, "Testing by Transition Counting", Int. Symp
on Fault-tolerant Computing", June 1975 pp 215-222