

DIAGNOSTIC TESTING

GOAL: IDENTIFY FAULTY COMPONENTS

(FAULTY CHIP ON BOARD,
FAULTY BOARD IN A SYSTEM)


APPROACH: ADD AN ADDITIONAL COMPONENT WHICH WILL ANALYZE RESPONSES OF ALL COMPONENTS IN THE ORIGINAL SYSTEM AND IDENTIFY FAULTY COMPONENTS.

IDENTIFICATION OF A FAULTY CHIP


ON BOARD

IN THE TESTING MODE.

1) WITH SYSTEM BUS:



2) WITH BOUNDARY SCAN:



FUNCTIONS OF THE REDUNDANT CHIP:

1. GENERATE A TEST (E.G. BY LFSR)
2. ANALYZE RESPONSES OF ALL THE CHIPS ON THE ORIGINAL BOARD AND IDENTIFY FAULTY CHIPS

Approaches for Board-Level-Diagnostic

1. STRAIGHTFORWARD APPROACH
(TESTING EACH CHIP SEPARATELY)
2. SPACE-TIME COMPRESSION APPROACH

1. STRAIGHT FORWARD APPROACH FOR DIAGNOSTIC

FOR A BOARD WITH N CHIPS REDUND. CHIP

CONTAINS:

1. LFSR FOR TEST GENERATION
2. N LFSRS FOR COMPRESSION RESPONSES FROM CHIPS
3. N memory cells to STORE REFERENCE VALUES FOR DIFFERENT CHIPS
4. N MATCH DETECTORS
5. CONTROLLER.

∴ STRAIGHTFORWARD APPROACH PROVIDES
FOR MULTIPLE FAULTY CHIP ERROR-
LOCATING-CAPABILITY BUT IT
REQUIRES CONSIDERABLE HARDWARE
OVERHEAD.

∴ SPACE-TIME APPROACH PROVIDES FOR
SINGLE FAULTY CHIP ERROR-LOCATING-
CAPABILITY BUT REQUIRES SMALL OVER-
HEAD

BOARD - LEVEL DIAGNOSTICS BY

SPACE-TIME COMPRESSION

1. SPACE COMPRESSION

Let $Z_0(t), Z_1(t), \dots, Z_{N-1}(t)$ - TEST RESPONSES
OF THE CHIPS ON BOARD AT THE MOMENT t
where $Z_i(t)$ is an M -bit binary vector
and $N < 2^M$

COMPUTE TWO SPACE SIGNATURES:

$$y(t) = Z_0(t) + Z_1(t) + Z_2(t) + \dots + Z_{N-1}(t)$$

$$y^*(t) = Z_0(t) + x Z_1(t) + x^2 Z_2(t) + \dots + x^{N-1} Z_{N-1}(t)$$

N.G. KARPOVSKY, P. NAGVAJARA

"DESIGN OF SELF-DIAGNOSTIC BOARDS BY
SIGNATURE ANALYSIS", IEEE TRANS ON INDUSTRIAL
ELECTRONICS, MAY 1989

N.G. KARPOVSKY, P. NAGVAJARA

"BOARD-LEVEL DIAGNOSIS BY SIGNATURE
ANALYSIS" PROC. IEEE INT. TEST CONF, 1989
PP 47-53

2. TIME COMPRESSION

SEQUENCES OF SPACE signatures

$(y(0), y(1), \dots, y(T-1))$ and

$(y^*(0), y^*(1), \dots, y^*(T-1))$ are compressed

IN TIME BY TWO IDENTICAL LFSRS,

where T is a number of test patterns

Let (\tilde{S}, \tilde{S}^*) are the resulting time

signatures and (S, S^*) the corres-

ponding reference values.

$$\begin{aligned} \Delta S &= \tilde{S} + S \\ \Delta S^* &= \tilde{S}^* + S^* \end{aligned} \Rightarrow \text{distortions of time signatures}$$

Identification of a faulty chip

CHIP NUMBER i IS FAULTY IFF:

$$\Delta S^* = x^i \Delta S \quad i \in \{0, 1, \dots, N-1\}$$

IF $\Delta S \neq \overbrace{(0, \dots, 0)}^M$ OR $\Delta S^* \neq \overbrace{(0, \dots, 0)}^M$

AND $\Delta S^* \neq x^i \Delta S$ FOR ALL $i \in \{0, 1, \dots, N-1\}$,

THEN THERE ARE AT MOST TWO FAULTY
CHIPS ON BOARD.

EXAMPLE 1

$M=3$ outputs per chip

$N=5$ chips on the board

TAKE $P(x) = x^3 + x + 1$ (PRIMITIVE FOR LFSRS)

i	BINARY	POLYNOMIAL	EXPONENTS
0	000	0	
1	001	1	x^0
2	010	x	x^1
3	011	$x+1$	x^3
4	100	x^2	x^2
5	101	$x^2 + 1$	x^6
6	110	$x^2 + x$	x^4
7	111	$x^2 + x + 1$	x^5

SUPPOSE THAT CHIP #4 IS FAULTY

AND $Z_4(1)$ and $Z_4(5)$

are distorted

$Z_4(1) : 011 \mapsto 110$

$Z_4(5) : 101 \mapsto 010$

$$g(x) = c_2 x^2 \oplus c_1 x \oplus c_0, \quad c_i \in \{0, 1\}$$

x^2	x	1	exp	mod $P(x)$	log
0	0	0	0		1
0	0	1	x^0		0
0	1	0	x^1		2
0	1	1	x^3		3
1	0	0	x^2		4
1	0	1	x^6		5
1	1	0	x^4		6
1	1	1	x^5		7

$x^2 \oplus x \oplus 1$

$$7 = 2^3 - 1$$

$$x^3 \oplus x^2 \oplus x \oplus 1 \quad \text{not primitive}$$

$$x^2 = 1^3 \oplus x = 1 = x^0$$

$$x^6 = x^3 \oplus x^2 \oplus x = x^2 \oplus 1$$

$$x^5 = x^3 \oplus x^2 = x^2 \oplus x \oplus 1$$

$$x^4 = x^2 \oplus x$$

$$x^3 = x \oplus 1$$

PRIMITIVE

$$x^3 \oplus x \oplus 1 = P(x) = 0$$

EXAMPLE 1 (CONTD)

THEN

$$\Delta \bar{z}_4(t) = e_4(t) = 101 = x^6 \quad \text{error}$$

$$\Delta \bar{z}_5(t) = e_5(t) = 111 = x^5 \quad \text{function}$$

FOR ALL OTHER i : $\Delta \bar{z}_i(t) = 0$

Distortions in space SIGNATURES

$$\Delta y(t) = x^6, \quad \Delta y^*(t) = x^6 \cdot x^4 = x^{10} = x^3$$

$$\Delta y(t) = x^5, \quad \Delta y^*(t) = x^5 \cdot x^4 = x^9 = x^2$$

$$x^i \cdot x^j = x^{i+j \pmod{7}}$$

$$\text{SINCE } y(t) = \sum_{i=0}^{N-1} z_i(t), \quad y^*(t) = \sum_{i=0}^{N-1} x^i z_i(t)$$

T FRIP-FLOPS

LFSR 1.

EXAMPLE 1 (CONTD)

DISTORTIONS IN TIME SIGNATURE

$$\begin{aligned} \tilde{S} = \tilde{S}(T) &= x(\dots x(x(\tilde{y}(0) + \tilde{y}(1)) + \tilde{y}(2)) \dots \tilde{y}(T-2) \\ &+ \tilde{y}(T-1)) = \\ &= x^T \tilde{y}(0) + x^{T-2} \tilde{y}(1) + \dots + x \tilde{y}(T-2) + \\ &+ \tilde{y}(T-1) = \sum_{i=0}^{T-1} x^{T-i} \tilde{y}(i) \end{aligned}$$

T is A NUMBER OF TEST PATTERNS

AND

$$\tilde{S}^* = \tilde{S}^*(T) = \sum_{i=0}^{T-1} x^{T-i} \tilde{y}^*(i)$$

$$T=7$$

THUS $\Delta \tilde{S} = S + \tilde{S} = \sum_{i=0}^{T-1} x^{T-i} \Delta y(i)$

$$\Delta \tilde{S} = x^T \cdot x^0 + x^{T-6} \cdot x^5 = x^T (x^5 + 1)$$

$$\Delta \tilde{S}^* = S^* + \tilde{S}^* = \sum_{i=0}^{T-1} x^{T-i} \Delta y^*(i)$$

$$\Delta \tilde{S}^* = x^{T-2} \cdot x^3 + x^{T-6} \cdot x^2 = x^T (x^3 + x^{-3})$$

$$= x^T (x^2 + x^4)$$

SINCE $x^{-3} = x^4$ ($x^3 \cdot x^4 = x^7 = 1$)

EXAMPLE 1 (CONT'D)

Identification of a faulty chip


NOTE THAT

$$\begin{aligned}\Delta \tilde{S} \cdot x^4 &= x^{T-1} (x^5 + 1) x^4 = x^T (x^9 + x^4) = \\ &= x^{T-4} (x^5 + x^4) = \Delta \tilde{S}^4\end{aligned}$$

($\Delta \tilde{S} \cdot x^i \neq \Delta \tilde{S}^4$ FOR $i \neq 4$)

THUS: CHIP #4 IS FAULTY.

HARDWARE IMPLEMENTATION OF
BOARD-LEVEL DIAGNOSTICS BY
SPACE-TIME COMPRESSION OF TEST
RESPONSE.




$LFSR 1 = LFSR 2 = LFSR 3$

DECODING AND IDENTIFICATION OF A FAULTY CHIP

CHIP i IS FAULTY IFF:

$$\Delta S^* = \tilde{S}^* + S^* = x^i \Delta \tilde{S} = x^i (\tilde{S} + S)$$



If $\Delta \tilde{S}^* \neq x^i \Delta \tilde{S}$ FOR ALL $i = 0, 1, \dots, N-1$
AND ΔS^* OR $\Delta S \neq 0$ THEN THERE
ARE AT LEAST TWO FAULTY CHIPS

COMPARISON BETWEEN STRAIGHTFOR-
WARD DIAGNOSTICS AND
SPACE-TIME DIAGNOSTICS

OVERHEAD ANALYSIS

NUMBERS OF EQUIVALENT TWO-INPUT GATES

$M=16$ (16 output pins for every chip)

NUMBER OF CHIPS ON BOARD Appro. N	8	16	24	32	64
STRAIGHT-FORWARD	1,931	3,579	5,355	7,059	13,939
SPACE-TIME DIAGNOSTICS	1,714	1,726	1,738	1,748	1,762

SAVINGS IN GATE COUNTS

$M=16$ bits in output of every chip
 N - chips on BOARD

N	8	16	24	32	64
P	11%	52%	68%	75%	87%

- ∴ SPACE-TIME DIAGNOSTICS PROVIDES FOR CONSIDERABLE SAVINGS IN OVERHEADS BUT CAN IDENTIFY ONLY SINGLE-FAULTY-CHIP ERRORS
- ∴ PROB. OF MASKING SINGLE-CHIP-FAULT 2^{-M} AND MULTIPLE-CHIP-FAULTS AT MOST 2^{-2M}